

# Exhibit

**seeQ**

# 48C512/48C1024

## 512K/1024K FLASH™ EEPROM


July 1987

ADVANCE DATA SHEET

### Features

- 64K/128K Byte Writable Non-Volatile Memory
- Low Power CMOS Process
- Electrical Chip and Block Erase
  - 7.5 Second Maximum Erase Time
- Electrical Byte Write
  - 1 ms. Maximum, 500  $\mu$ s typical
- Input Latches for Writing and Erasing
- Fast Read Access Time
- Single High Voltage for Writing and Erasing
- Flash™ EEPROM Cell Technology
- Ideal for Low-Cost Program and Data Storage
  - Minimum 100 Cycle Endurance
  - Optional 1000 Cycle Endurance Screening
  - Minimum 10 Year Data Retention
- 5V  $\pm$  10% V<sub>cc</sub>,  
0°C to +70°C Temperature Range
- Silicon Signature™ and DiTrace™
- Jedecl Standard Byte Wide Pinout
  - 32 Pin D.I.P.
  - 32 Pin J-Bend Plastic Leaded Chip Carrier


### Block Diagram

NOTE 1: A<sub>10</sub>-A<sub>16</sub> FOR 48C1024.A<sub>9</sub>-A<sub>15</sub> FOR 48C512.A<sub>0</sub>-A<sub>9</sub> FOR 48C1024.A<sub>0</sub>-A<sub>8</sub> FOR 48C512

NOTE 2: PIN 2 IS N.C. ON THE 48C512

SILICON SIGNATURE™, FLASH™ and DiTRACE™  
are registered trademarks of SEEQ Technology.

### Pin Configuration

TOP VIEW  
PLASTIC LEADED CHIP CARRIERDUAL-IN-LINE  
TOP VIEW

### Pin Names

A <sub>0</sub> -A <sub>8</sub>	COLUMN ADDRESS INPUT (48C512)
A <sub>0</sub> -A <sub>9</sub>	COLUMN ADDRESS INPUT (48C1024)
A <sub>9</sub> -A <sub>15</sub>	ROW ADDRESS INPUT (48C512)
A <sub>10</sub> -A <sub>16</sub>	ROW ADDRESS INPUT (48C1024)
CE	CHIP ENABLE
OE	OUTPUT ENABLE
WE	WRITE ENABLE
I/O <sub>0</sub> -I/O <sub>7</sub>	DATA INPUT (WRITE)/OUTPUT (READ)
N.C.	NO INTERNAL CONNECTION
V <sub>pp</sub>	WRITE/ERASE INPUT VOLTAGE

**seeQ**

Technology, Incorporated

## Description

The 48C512 and 48C1024 are 512 Kbit and 1024 Kbit CMOS Flash EEPROMS organized as 64K x 8 and 128K x 8 bits. Built using Seeq's proprietary Flash EEPROM single transistor memory cell, they feature input latches on address and data inputs for both erasing and writing, chip erase and block erase capability and a fast byte write. Endurance, the number of times a byte can be written, is specified as 100 with an optional screen to 1000 cycles.

## Read

Reading is accomplished by presenting a valid address with chip enable and output enable at  $V_{IL}$ , write enable at  $V_{IH}$ , and  $V_{PP}$  at any level. See timing waveforms for A.C. parameters.

## Erase and Write

Latches on address, data and control inputs permit erasing and writing using normal microprocessor bus timing. Address inputs are latched on the falling edge of write enable or chip enable, whichever is later, while data inputs are latched on the rising edge of write enable or chip enable, whichever is earlier. The write enable input is noise protected; a pulse of less than 20 ns. will not initiate a write or erase. In addition, chip enable, output enable and write enable must be in the proper state to initiate a write or erase. Timing diagrams depict write enable controlled writes; the timing also applies to chip enable controlled writes.

## Block Erase

Block erase erases all bits in a block of the array to a logical one. It requires that the  $V_{PP}$  pin be brought to a high voltage and a write cycle performed. The block to be erased is defined by address inputs  $A_9$  through  $A_{15}$  for the 48C512 and  $A_{10}$  through  $A_{15}$  for the 48C1024. The data inputs must be all ones to begin the erase. Following a write of 'FF', the part will wait for time  $T_{abort}$  to allow aborting the erase by writing again. This permits recovering from an unintentional block erase if, for example, in loading a block of data a byte of 'FF' was written. After the  $T_{abort}$  delay the block erase will begin. The erase is accomplished by following the erase algorithm in figure 2.  $V_{PP}$  can

be brought to any TTL level or left at high voltage after the erase.

## Chip Erase

Chip erase changes all bits in the memory to a logical one. Refer to figure 3 for the chip erase algorithm.  $V_{PP}$  can be brought to any TTL level or left at high voltage after the erase.

## Block and Chip Erase Algorithm

To reduce the block and chip erase times, a software erase algorithm is used. Refer to figures 2 and 3 for the block erase and chip erase flow charts.

## Byte Write

A byte write is used to change any 1 in a byte to a 0. To change a bit in a byte from a 0 to a 1, the byte must be erased first via either block erase or chip erase.

Data are organized in these Flash EEPROMs in a group of bytes called a block. There are 128 blocks in both the 48C512 and the 48C1024. A block, which is 512 bytes in the 48C512 and 1024 bytes in the 48C1024, is conceptually like a sector on a disk drive. Individual bytes must be written as part of a block write algorithm which is detailed in figure 1. This algorithm is designed to minimize the total time to write a block of data.

Blocks are written by applying a high voltage to the  $V_{PP}$  pin and writing individual non-FF bytes in sequential order. Each byte write is automatically latched on-chip, so that the user can do a normal microprocessor write cycle and then wait a minimum of two ns. for the self-timed write to complete. Each byte write incrementally programs bits that are to become a zero. A write loop has been completed when all non-FF data for all desired blocks have been written. Following each loop, a read-verification is done. If any bytes do not verify, another write loop is performed. When all bytes read correctly, additional loops are performed to insure adequate bit cell margin. The total number of loops will vary by device and depends on temperature; low temperature reduces

the number of loops required. For example, a typical (room temperature) loop count is 4. Blocks need not be written separately; the entire device or any combination of blocks can be written using the write algorithm.

Because bytes can only be written as part of a block write, if data is to be added to a partially written block or one or more bytes in a block must be changed, the contents of the block must first be read into system RAM; the bytes can then be added to the block of data in RAM and the block written using the block write algorithm.

### Power Up/Down Protection

These two devices contain a  $V_{CC}$  sense circuit which disables internal erase and write operations when  $V_{CC}$  is below 3.5 volts. In addition, erases and writes are prevented when any control input (CE, OE, WE) is in the wrong state for writing or erasing (see mode table).

### High Voltage Input Protection

The  $V_{PP}$  pin is at a high voltage for writing and erasing. There is an absolute maximum specifica-

tion which must not be exceeded even briefly, or permanent device damage may result. To minimize switching transients on this pin we recommend using a minimum 0.1  $\mu$ F decoupling capacitor with good high frequency response connected from  $V_{PP}$  to ground at each device. In addition, sufficient bulk capacitance should be provided to minimize  $V_{PP}$  voltage sag when a device goes from standby to a write or erase cycle.

### Silicon Signature™

A row of fixed ROM is present in the 48C512 and 48C1024 which contains the device's Silicon Signature™. Silicon Signature™ contains data which identifies Seeq as the manufacturer and gives the product code. This allows device programmers to match the programming specification against the product which is to be programmed.

Silicon Signature™ is read by raising address  $A_0$  to  $12 \pm 0.5$  V. and bringing all other address inputs plus chip enable and output enable to  $V_{IL}$  with  $V_{CC}$  at 5 V. The two Silicon Signature™ bytes are selected by address input  $A_0$ . Silicon Signature™ is functional at room temperature only (25°C).

### Silicon Signature™ Bytes

	$A_0$	Data (Hex)
Seeq Code	$V_{IL}$	94
Product code (48C512)	$V_{IM}$	1A
Product code (48C1024)	$V_{IM}$	1C

### Mode Selection Table

MODE	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$V_{PP}$	$A_{9-15}$ $A_{10-16}$	$A_{0-8}$ $A_{9-9}$	$D_{0-7}$
Read	$V_{IL}$	$V_{IL}$	$V_{IM}$	X	Address	Address	$D_{out}$
Standby	$V_{IM}$	X	X	X	X	X	$H-Z$
Byte write	$V_{IL}$	$V_{IM}$	$V_{IL}$	$V_P$	Address	Address	$D_{out}$
Chip erase select	$V_{IL}$	$V_{IM}$	$V_{IL}$	TTL	X	X	X
Chip erase	$V_{IL}$	$V_{IM}$	$V_{IL}$	$V_P$	X	X	'FF'
Block erase	$V_{IL}$	$V_{IM}$	$V_{IL}$	$V_P$	Address	X	'FF'

**DC Operating Characteristics**Over the V<sub>CC</sub> and temperature range

Symbol	Parameter	Limits			Test Condition
		Min.	Max.	Unit	
I <sub>IN</sub>	Input leakage high		1	μA	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IL</sub>	Input leakage low		-1	μA	V <sub>IN</sub> = 0.1V
I <sub>OL</sub>	Output leakage		10	μA	V <sub>IN</sub> = V <sub>CC</sub>
V <sub>P</sub>	Program/erase voltage	11.5	12.5	V	
V <sub>PR</sub>	V <sub>PP</sub> voltage during read	0	V <sub>P</sub>	V	
I <sub>PP</sub>	V <sub>P</sub> current				
	Standby mode		200	μA	$\overline{CE} = V_{IH}$ , $V_{PP} = V_P$
	Read mode		200	μA	$\overline{CE} = V_{IL}$ , $V_{PP} = V_P$
	Byte write		40	mA	$V_{PP} = V_P$
	Erase		60	mA	$V_{PP} = V_P$
I <sub>CC1</sub>	Standby V <sub>CC</sub> current		100	μA	$\overline{CE} = V_{CC} - .3$
I <sub>CC2</sub>	Standby V <sub>CC</sub> current		5	mA	$\overline{CE} = V_{IH}$ min.
I <sub>CC3</sub>	Active V <sub>CC</sub> current		60	mA	$\overline{CE} = V_{IL}$
V <sub>IL</sub>	Input low voltage	-0.3	0.8	V	
V <sub>IH</sub>	Input high voltage	2.0	V <sub>CC</sub> +.3	V	
V <sub>OL</sub>	Output low voltage		0.45	V	I <sub>OL</sub> = 2.1 mA
V <sub>OH1</sub>	Output level (TTL)	2.4		V	I <sub>OH</sub> = -400 μA
V <sub>OH2</sub>	Output level (CMOS)	V <sub>CC</sub> -.4		V	I <sub>OH</sub> = -100 μA

**AC Test Conditions**

Output load: 1 TTL gate and C(load) = 100 pF.

Input rise and fall times: &lt; 20 ns.

Input pulse levels: 0.45 V to 2.4 V

Timing measurement reference level:

Inputs 1 V and 2 V

Outputs 0.8 V and 2 V

**NOTE:**

In A.C. characteristics, all inputs to the device, e.g., setup time, hold time and cycle time, are tabulated as a minimum time; the user must provide a valid state on that input or wait for the stated minimum time to assure proper operation. All outputs from the device, e.g., access time, erase time, recovery time, are tabulated as a maximum time; the device will perform the operation within the stated time.

Advance Data Sheets contain target product specifications which are subject to change upon device characterization over the full specified temperature range. These specifications may be changed at any time, without notice.

### Absolute Maximum Stress Ratings

Temperature:  
 Storage.....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Under bias.....  $-10^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 All inputs except  $V_{DD}$  and  
 outputs with respect to  $V_{SS}$ ...  $+6\text{ V}$  to  $-0.3\text{ V}$   
 $V_{DD}$  pin with respect to  $V_{SS}$ ...  $14\text{ V}$

### E.S.D. Characteristics

Symbol	Parameter	Value	Test Conditions
VZAP	E.S.D. Tolerance	>2000 V	MIL-STD 883 Method 3015

Note: Characterization data — not tested.

### Recommended Operating Conditions

48C512/ 48C1024	
V <sub>CC</sub> supply voltage	5V $\pm 10\%$
Temperature range	0°C to 70°C (ambient temp.)

### Capacitance<sup>(1)</sup> $T_A=25^{\circ}\text{C}$ , $f=1\text{ MHz}$

Symbol	Parameter	Value	Test Conditions
C <sub>IN</sub>	Input capacitance	6 pf.	V <sub>IN</sub> = 0 V
C <sub>OUT</sub>	Output capacitance	12 pf.	V <sub>OUT</sub> = 0 V


Note 1: This parameter is only sampled and not 100% tested.

### AC Characteristics (over the V<sub>CC</sub> and temperature range)

#### READ

Symbol	Parameter	48CXXXX -200		48CXXXX -250		48CXXXX -300		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read cycle time	200		250		300		ns
t <sub>AA</sub>	Address to data		200		250		300	ns
t <sub>CE</sub>	$\overline{CE}$ to data		200		250		300	ns
t <sub>OE</sub>	$\overline{OE}$ to data		75		100		150	ns
t <sub>OF</sub>	$\overline{OE}/\overline{CE}$ to data float		50		60		100	ns
t <sub>OH</sub>	Output hold time	0		0		0		ns

### Read Timing



**seeQ**

Technology, Incorporated


MD400032/-

**AC Characteristics**  
(Over the V<sub>CC</sub> and temperature range)

**BYTE WRITE**


Symbol	Parameter	48CXXXX -200		48CXXXX -250		48CXXXX -300		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>VSS</sub>	V <sub>SS</sub> setup time	2		2		2		μs
t <sub>VSH</sub>	V <sub>SS</sub> hold time	250		250		250		μs
t <sub>CS</sub>	CE setup time	0		0		0		ns
t <sub>CH</sub>	CE hold time	0		0		0		ns
t <sub>OE<sub>S</sub></sub>	OE setup time	10		10		10		ns
t <sub>OE<sub>H</sub></sub>	OE hold time	10		10		10		ns
t <sub>AS</sub>	Address setup time	20		20		20		ns
t <sub>AH</sub>	Address hold time	100		100		100		ns
t <sub>DS</sub>	Data setup time	50		50		50		ns
t <sub>DH</sub>	Data hold time	0		0		0		ns
t <sub>WE</sub>	WE pulse width	100		100		100		ns
t <sub>WC</sub>	Write cycle time	100	150	100	150	100	150	μs
t <sub>WR</sub>	Write recovery time		1.5		1.5		1.5	ns

**Byte Write Timing**



**AC Characteristics**  
 (Over the V<sub>CC</sub> and temperature range)
**BLOCK ERASE**

Symbol	Parameter	48CXXXX -250		48CXXXX -300		48XXXX -350		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>VSS</sub>	V <sub>SS</sub> setup time	2		2		2		μs
t <sub>VPH</sub>	V <sub>PH</sub> hold time	500		500		500		ms
t <sub>CS</sub>	CE setup time	0		0		0		ns
t <sub>OES</sub>	OE setup time	0		0		0		ns
t <sub>AS</sub>	Address setup time	20		20		20		ns
t <sub>AH</sub>	Address hold time	100		100		100		ns
t <sub>DS</sub>	Data setup time	50		50		50		ns
t <sub>DH</sub>	Data hold time	0		0		0		ns
t <sub>WE</sub>	WE pulse width	100		100		100		ns
t <sub>CH</sub>	CE hold time	0		0		0		ns
t <sub>OEH</sub>	OE hold time	0		0		0		ns
t <sub>ERASE</sub>	Block erase time		500		500		500	ms
t <sub>ABORT</sub>	Block erase delay		250		250		250	μs

**Block Erase Timing**

**AC Characteristics**  
 (Over the V<sub>CC</sub> and temperature range)

**CHIP ERASE**

Symbol	Parameter	48CXXXX		48CXXXX		48CXXXX		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>VPS</sub>	V <sub>PP</sub> setup time	2		2		2		μs
t <sub>VPH</sub>	V <sub>PP</sub> hold time	500		500		500		ms
t <sub>CS</sub>	CE setup time	0		0		0		ns
t <sub>OES</sub>	OE setup time	0		0		0		ns
t <sub>DS</sub>	Data setup time	50		50		50		ns
t <sub>DH</sub>	Data hold time	0		0		0		ns
t <sub>WE</sub>	WE pulse width	100		100		100		ns
t <sub>CH</sub>	CE hold time	0		0		0		ns
t <sub>OEH</sub>	OE hold time	0		0		0		ns
t <sub>ERASE</sub>	Chip erase time		500		500		500	ms


**Chip Erase Timing**


FIGURE 1  
48C512/1024 WRITE ALGORITHM




FIGURE 2  
48C512/1024  
BLOCK ERASE ALGORITHM




FIGURE 3  
48C512/1024  
CHIP ERASE ALGORITHM

